

M32C/83, M32C/85 Groups

UART Bit-Rate Auto Setting

1. Abstract

This application note describes a procedure to set the UART bit rate automatically, utilizing serial interface.

2. Introduction

The explanation of this issue is applied to the following condition:

Applicable MCU: M32C/83 Group and M32C/85 Group

The program on this application note can also be used when operating other microcomputers within the M16C Family, provided they have the same SFRs (Special Function Registers) as the M32C/83 and M32C/85 Groups. However, some functions may have been modified. Refer to each device's hardware manual for details. Use functions covered in this application note only after careful evaluation.

3. Detailed Description

Auto bit-rate setting

A) Figure 1 shows an example of circuit connection for UART auto bit-rate setting.




Figure 1. Circuit Connection for UART auto bit-rate setting

B) Measure the UART communication bit rate by the following transfer format.

- 8-bit transfer data
- no parity bit
- 2 stop bits
- CTS/RTS function disabled
- TxD and RxD I/O polarity inverse disabled
- LSB first

- C) Set the UiBRG (i= 0 to 4) register to 80h as a default bit rate for the bit rate auto setting to wait for data to be received. Fix the count source of BRG at f8.
- D) Sixteen negotiation data 00h are transmitted from the TxDi pin after setting the given bit rate. Figure 2 shows an example of the negotiation data transmit operation.




Figure 2. Negotiation Data Transmit Operation

- E) When negotiation data 1 to 8 are transmitted to the RxDi pin, the FER flag in the UiRB is read for framing error and the UiBRG register is determined to either 0 or 1 from the high-order bit.
 - 0: no framing error
 - 1: framing error occurs
- F) When negotiation data 9 to 16 are transmitted to the RxDi pin, the data is read for 00h and the UiBRG register is determined to either 1 or 0 from the high-order bit.
 - 0: received data is other than 00h
 - 1: received data is 00h

Determine the mean value of the above results as the UiBRG register value.

Figure 3 and 4 show the UiBRG register setting.




Figure 3. UiBRG Register Setting




Figure 4. UiBRG Register Setting

Figure 5 shows an example for normal reception timing of negotiation data.




Figure 5. Normal Reception Timing of Negotiation Data

Figure 6 shows an example for framing error timing in the negotiation data receive routine. (RxD bit rate > TxD bit rate)




Figure 6. Framing Error Timing

Figure 7 shows an example of unsuccessful reception timing of negotiation data.
 (Rx/D bit rate < Tx/D bit rate)




Figure 7. Unsuccessful Reception of Negotiation Data

3.1 Bit Rate Detection Range

When the clock source of RxD serial interface is x and the bit rate is y , the bit rate detection range is calculated from the following equation.

- Minimum bit rate(y) =
$$\frac{x}{(255 + 1) \times 16}$$

Maximum value of the UiBR register: 255

- Maximum bit rate(y) =
$$\frac{x}{(0 + 1) \times 16}$$

Minimum value of the UiBRG register: 0

For example, if the system clock frequency for RxD is 30 MHz, internal clock is selected, and the CLK1 and CLK0 bits in the UiC0 ($i = 0$ to 4) register are set to 01 (selects f8), the range will be:

- Minimum bit rate(y) =
$$\frac{30 \text{ MHz}}{\frac{8}{4096}} = \text{approx. } 915 \text{ bps}$$

- Maximum bit rate(y) =
$$\frac{30 \text{ MHz}}{\frac{8}{16}} = 234375 \text{ bps}$$

However, as to the maximum bit rate of this sample program must be less than the value calculated from the equation in the **3.2 Start Bit Detection Range**.

3.2 Start Bit Detection Range

In the sample program, the initial value of the UiBRG register is set to 80h. If the clock source of Rx/D serial I/O is x, initial bit rate is y, its cycle is z, start bit verify time is h, negotiation data minimum “L” cycle is i, Tx/D bit rate is j, the maximum Tx/D bit rate which can detect the start bit is calculated from the following equations.

- Initial bit rate(y) = $\frac{x}{(128 + 1) \times 16}$
Initial value of the UiBRG register: 128
- Cycle(z) = $\frac{1 \text{ sec}}{y}$
- Start bit verify time(h) = z / 2
Data starts being received when the transfer clock is generated on the falling edge of the start bit and the start bit “L” on the next rising edge is verified, therefore, divide by 2.
- Negotiation data minimum “L” cycle(i): h / 9
Sum of start bit and 8 bit data: 9
- Tx/D bit rate(j) = 1 sec / i

For example, if a system clock frequency for Rx/D is 30 MHz, internal clock is selected, and the CLK1 and CLK0 bits in the UiC0 (i = 0 to 4) register are set to 01b (selects f8), the range will be:

- Initial bit rate(y) = $\frac{30 \text{ MHz}}{8 \times 2064} = \text{approx. } 1816 \text{ bps}$
- Cycle(z) = 1 sec / 1816 = approx. 550 μs
- Start bit verify time (h) = 550 μs / 2 = 275 μs
- Negotiation data minimum “L” cycle(i) = 275 μs / 9 = approx. 31 μs
- Maximum Tx/D bit rate (j) = 1 sec / 31 μs = approx. 32258 bps

Maximum Tx/D bit rate will be approx. 32258 bps.

Figure 8 shows an example of the start bit undetected timing for negotiation data.
 (RxD bit rate < TxD bit rate)




Figure 8. Negotiation Data Start Bit Undetected Timing

3.3 Minimum Wait Time Among Negotiation Data To Detect Start Bit

If a clock source of Rx/D serial I/O is x , minimum bit rate is y , its cycle is z , minimum wait time among negotiation data is m , and software processing time to set the UiBRG register again is α , the minimum wait time among negotiation data to detect start bit is calculated from the following equations.

- Minimum bit rate(y) =
$$\frac{x}{(255 + 1) \times 16}$$

Maximum value of the UiBRG register: 255
- Cycle(z) =
$$\frac{1 \text{ sec}}{y}$$
- Minimum wait time between negotiation data (m) = $z \times 11 + \alpha$
Sum of start bit, 8 bit data, and 2 stop bits: 11

For example, if a system clock frequency for Rx/D is 30 MHz, internal clock is selected, and bits CLK1 and CLK0 in the UiC0 ($i = 0$ to 4) register are set to 01(selects f8), the range will be:
(The software processing time to reset the UiBRG register is approximately 4 μ s at CPU clock frequency of 30 MHz.)

- Minimum bit rate(y) =
$$\frac{30 \text{ MHz}}{8} = \text{approx. } 915 \text{ bps}$$
- Cycle(z) = $1 \text{ sec} / 915 = \text{approx. } 1.1 \text{ ms}$
- Minimum wait time between negotiation data (m) = $1.1 \text{ ms} \times 11 + 4 \mu\text{s}$
= approx. 13 ms

Wait time of no less than approximately 13 ms is required between negotiation data.

4. Sample Program

Figure 9 and 10 show flow charts of sample program.




Figure 9. Sample Program Setting for UART Bit Rate(1)




Figure 10. Sample Program Setting for UART Bit Rate (2)

5. Reference Program

Please find the reference program from the Renesas Technology Web site.
Click Application Note in the left menu of the M32C/80 Series top page.

6. Reference Documents

Hardware manual

M32C/83Group Hardware Manual

M32C/85Group Hardware Manual

(Use the most recent version of the document on the Renesas Technology Web site.)

Technical news/Technical update

(Use the most recent version of the document on the Renesas Technology Web site.)

Web site and Support

Renesas Technology Web site
<http://www.renesas.com/>

Inquiries
<http://www.renesas.com/inquiry>
csc@renesas.com

REVISION HISTORY

Rev.	Date	Description	
		Page	Summary
1.00	2006.03.15	-	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.